Designing Digital Circuits in Multi-Valued Logic
Abstract
Keywords
Full Text:
PDFReferences
D. Etiemble, 45-year CPU Evolution: one law and two equations, Second Workshop on Pioneering Processor Paradigms, Vienna, February 2018,
X. Chen, Y. Wardi, S. Yalamanchili, Power regulation in high performance multicore processors, Decision and Control (CDC) 2017 IEEE 56th Annual Conference on, pp. 2674-2679, 2017.
B. Srinivasa Raghavan and V.S Kanchana Bhaaskaran, Design of Novel Multiple Valued Logic (MVL) Circuits, International Conference on Nextgen Electronic Technologies: Silicon to Software (ICNETS2 2017) Chennai, India 23-25 March 2017.
Prashant S. Wankhade, Gajanan Sarate. Minimization of Multiple Value function using Quine Mc-Cluskey Technique. International Journal of Computer Applications (0975 – 8887) Volume 143 – No.7, June 2016
Amnon Rosenmann, A Multiple-Valued Logic Approach to the Design and Verication of Hardware Circuits, Journal of Applied Logic, Volume 15 Issue C, pages 69-93, May 2016
Ben Choi and Kankana Shukla, Multi-Valued Logic Circuit Design and Implementation, International Journal of Electronics and Electrical Engineering Vol. 3, No. 4, August 2015.
Adib Kabir Chowdhury, Nikhil Raj and Ashutosh Kumar Singh. Design of Low Power MAX Operator for Multi-Valued Logic System, Procedia Computer Science, pages 428 – 433, 2015.
Haissam El-Aawar, Increasing the transistor count by constructiong a two-layer crystal square on a single chip, International Journal of Computer Science & Information Technology (IJCSIT) Vol 7, No 3, June 2015
Dhande A.P., Ingole V.T. and Ghiye V.R., Thernary Digital System: Concepts and Applications, SM Online Publishers LLC, ISBN: 978-0-9962745-0-0, October 2014.
Satish Narkhede, Design and Implementation of an Efficient Instruction Set for Ternary Processor, International Journal of Computer Applications (0975 – 8887) Volume 83 – No.16, December 2013.
Ifat Jahangir, Dihan Md. Nuruddin Hasan, Shajid lslam, Nahian Alam Siddiquet and Md. Mehedi. Development of a Novel Quaternary Algebra with the Design of Some Useful Logic Blocks, Proceedings of 2009 12th International Conference on Computer and Information Technology (ICCIT 2009), Dhaka, Bangladesh, December 2009.
Jahangir I., Hasan N., Islam S., Siddique N., Hasan M., Development of a novel quaternary algebra with the design of some useful logic blocks, 12th International Conference on Computers and Information Technology, pages 197 – 202, 2009
Miller D.M. and Thornton M.A., Multiple Valued Logic: Concepts and Representations, Digital Circuits and Systems, Vol. 2, No. 1 , Pages 1-127, 2007.
L. P. Nascimento, “An Automated Tool for Analysis and Design of MVL Digital Circuitsâ€, in 14th Symposium on Integrated Circuits and Systems Design, Pirenópolis-GO-Brazil, 2001.
Nayan Kumar, Naware Deepti, S. Khurge and S.U.Bhandari, Review of Quaternary Algebra & its Logic Circuits, IEEE Transactions on Computers, Volume: C-33, Issue: 12, December 1984.
Israel Halpern and Michael Yoeli. Ternary arithmetic unit, Proceedings of the Institution of Electrical Engineers, Volume 115, Issue 10, October 1968.
W. Alexander, The ternary computer, Electronics and Power, pages 36-39. February 1964.
DOI: http://dx.doi.org/10.18517/ijaseit.8.4.5966
Refbacks
- There are currently no refbacks.
Published by INSIGHT - Indonesian Society for Knowledge and Human Development