

IV. CONCLUSION

The idea behind this article is that it is possible to make MVL circuits capable of performing the same functions available to digital circuits. This article shows the operation of circuits that adopt the same representation system as traditional binary digital circuits. However, other techniques could be used to store MVL values, such as the resistance value of a memristor [18], [19]. In fact, since a MVL function is a mathematical application that leads from a set of discrete domains to the same discrete domain, we can assimilate a MVL function to a memory. The input variables act as indices of the memory location in which we find the expected output.

A multi-value memory can be easily realized using arrays of memristors. These devices are widely used in interconnected grids to quickly perform matrix calculations, exploiting their ability to set their resistance within certain values. This is an example of using the resistance of a passive element to store a discrete value. However, with new materials and nanotechnology, nothing prohibits us from associating a multi-value quantity with a physical entity different from the electrical potential in the future [20].

The main shortcoming is the settling time, which would limit the operating frequency of the summing circuit. If this research is to be followed up with an industrial approach, the circuits will have to be engineered to reduce the settling time and increase the operating frequency. The other aspect that is considered important in this research is the scalability of the solution. All the theory described makes no assumptions about the number of levels used. So, the approach remains valid regardless of the base adopted. For reasons of backward compatibility and in order to make these new circuits immediately integrable with current systems, it is desirable to use bases that are powers of two. The upcoming research is subject to build new circuit apparatus that can be used within a complete computing architecture entirely in MVL logic.

ACKNOWLEDGMENT

We are grateful to Prof. Roberto Basili for his careful review and precious suggestions to the manuscript.

REFERENCES

- [1] F. Silvestri, S. Acciarito, G. C. Cardarilli, G. M. Khanal, L. D. Nunzio, R. Fazzolari, M. Re, Fpga implementation of a low-power qrs extractor, volume 512, 2019. doi:10.1007/978-3-319-93082-4_2.
- [2] G. C. Cardarilli, L. D. Nunzio, R. Fazzolari, M. Re, Fine-grain reconfigurable functional unit for embedded processors, 2011. doi:10.1109/ACSSC.2011.6190048.
- [3] D. Giardino, G. C. Cardarilli, L. D. Nunzio, R. Fazzolari, A. Nannarelli, M. Re, S. Spano, M-psk demodulator with joint carrier and timing recovery, IEEE Transactions on Circuits and Systems II: Express Briefs 68 (2021). doi:10.1109/TCSII.2020.3041342.

- [4] G. C. Cardarilli, L. D. Nunzio, R. Fazzolari, D. Giardino, M. Matta, M. Patetta, M. Re, S. Spanò, Approximated computing for low power neural networks, *Telkomnika (Telecommunication Computing Electronics and Control)* 17 (2019). doi:10.12928/TELKOMNIKA.v17i3.12409.
- [5] Z. T. Sandhie, J. A. Patel, F. U. Ahmed, M. H. Chowdhury, Investigation of multiple-valued logic technologies for beyond-binary era, *ACM Comput. Surv.* 54 (2021). doi:10.1145/3431230.
- [6] B. S. Raghavan, V. S. K. & Bhaaskaran, Design of novel Multiple Valued Logic (MVL) circuits, *International Conference on Nextgen Electronic Technologies: Silicon to Software*, (2017) 371-378. doi:10.1109/ICNETS2.2017.8067963.
- [7] B. Cambou, P. Flikkema, J. Palmer, D. Telesca, C. Philabaum, Can ternary computing improve information assurance? *Cryptography* 2 (2018) 6. doi:10.3390/cryptography2010006.
- [8] D. Etiemble, Evolution of technologies and multi-valued circuits, *ArXiv abs/1907.01451* (2019).
- [9] S. N. Shah, Addressing the interpretability problem for deep learning using many valued quantum logic (2020). arXiv: 2007.01819.
- [10] R. Wang, J.-Q. Yang, J.-Y. Mao, Z.-P. Wang, S. Wu, M. Zhou, T. Chen, Y. Zhou, S.-T. Han, Recent advances of volatile memristors: Devices, mechanisms, and applications, *Advanced Intelligent Systems* 2 (2020). doi:10.1002/aisy.202000055.
- [11] M. Huang, X. Wang, G. Zhao, P. Coquet, B. Tay, Design and implementation of ternary logic integrated circuits by using novel two-dimensional materials, *Applied Sciences* 9 (2019). doi:10.3390/app9204212.
- [12] A. Maksim C. Jae-Woong, K. Jiwan, K. Hyeongjun, J. Sooyoung, K. Kwan-Ho, P. Jin-Hong, Negative differential transconductance device with a stepped gate dielectric for multi-valued logic circuits, *Nanoscale Horizons*, 10 (2020) 1378-1385. doi: 10.1039/D0NH00163E.
- [13] A. Esin, Analysis and design principles of modern control systems based on multi-valued logic models, *Upravlenie Bol'shimi Sistemami* 88 (2020) 69-98, doi:10.25728/ubs.2020.88.4.
- [14] Z. Sun, G. Pedretti, E. Ambrosi, A. Briccalli, W. Wang and D. Ielmini, Solving matrix equations in one step with cross-point resistive arrays, *Proceeding of the National Academy of Sciences of the United States of America* 116 (2019). doi:10.1073/pnas.1815682116.
- [15] M. Jhamb, R. Mohan, Ultra low power design of multi-valued logic circuit for binary interfaces, *Journal of King Saud University - Computer and Information Sciences* (2021). doi:10.1016/j.jksuci.2021.01.010.
- [16] L. Lee, J. Hwang, J. W. Jung, J. Kim, H. I. Lee, S. Heo, M. Yoon, S. Choi, N. V. Long, J. Park, J. W. Jeong, J. Kim, K. R. Kim, D. H. Kim, S. Im, B. H. Lee, K. Cho, M. M. Sung, Zno composite nanolayer with mobility edge quantization for multi-value logic transistors, *Nature Communications* 10 (2019). doi:10.1038/s41467-019-09998-x.
- [17] A. Simonetta, M. C. Paoletti, Designing digital circuits in multi-valued logic, *International Journal on Advanced Science, Engineering and Information Technology* 8 (2018) 1166-1172. doi:10.18517/ijaseit.8.4.5966.
- [18] O. Krestinskaya, B. Choubey, A. P. James, Memristive gan in analog, *Scientific Reports* 10 (2020). doi:10.1038/s41598-020-62676-7.
- [19] D. Bhattacharjee, W. Kim, A. Chattopadhyay, R. Waser, V. Rana, Multi-valued and fuzzy logic realization using TaOx memristive devices, *Scientific Reports* 8 (2018) 8. doi:10.1038/s41598-017-18329-3.
- [20] S. B. Jo, J. Kang, J. Cho, Multi-valued logic gates: Recent advances on multi-valued logic gates: A materials perspective, *Advanced Science* 8 (2021). doi:10.1002/adv.202170040.